

## 1 Processor Trends

Required: [1, 4, 15]

## 2 Simulation Methods and Tools

Required: [12, 20]

## 3 CMT/SMT/CMPs

Required: [13, 17, 7, 9, 18, 16]

## 4 Power and Thermal Trends

Required: [5, 19]

## 5 Reliability Trends

Required: [2, 11, 14]

## 6 Coherence, Transactions

Required: [3, 6, 8, 10]

## References

- [1] V. Agarwal, M.S. Hrishikesh, S.W. Keckler, and D. Burger. Clock rate versus ipc: the end of the road for conventional microarchitectures. *Computer Architecture, 2000. Proceedings of the 27th International Symposium on*, pages 248–259, 2000.
- [2] Arijit Biswas, Paul Racunas, Razvan Cheveresan, Joel Emer, Shubhendu S. Mukherjee, and Ram Rangan. Computing architectural vulnerability factors for address-based structures. In *Proceedings of the 32nd annual international symposium on Computer Architecture, ISCA '05*, pages 532–543, Washington, DC, USA, 2005. IEEE Computer Society.
- [3] Yuan Chou, Lawrence Spracklen, and Santosh G. Abraham. Store memory-level parallelism optimizations for commercial applications. In *Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, MICRO 38*, pages 183–196, Washington, DC, USA, 2005. IEEE Computer Society.

- [4] Adrian Cristal, Oliverio J. Santana, Francisco Cazorla, Marco Galluzzi, Tanausu Ramirez, Miquel Pericas, and Mateo Valero. Kilo-instruction processors: Overcoming the memory wall. *IEEE Micro*, 25:48–57, May 2005.
- [5] K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. *Proceedings of the 29th Annual International Symposium on Computer Architecture*, pages 148–157, July 2002.
- [6] C. Gniady, B. Falsafi, and T.N. Vijaykumar. Is sc+ilp=rc? *Computer Architecture, 1999. Proceedings of the 26th International Symposium on*, pages 162–171, 1999.
- [7] L. Hammond, B.A. Hubbert, M. Siu, M.K. Prabhu, M. Chen, and K. Olukotun. The stanford hydra cmp. *Micro, IEEE*, 20(2):71–84, Mar/Apr 2000.
- [8] Lance Hammond, Vicky Wong, Mike Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, and Kunle Olukotun. Transactional memory coherence and consistency. In *Proceedings of the 31st annual international symposium on Computer architecture*, ISCA '04, pages 102–, Washington, DC, USA, 2004. IEEE Computer Society.
- [9] Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi, and Keith I. Farkas. Single-isa heterogeneous multi-core architectures for multithreaded workload performance. In *Proceedings of the 31st annual international symposium on Computer architecture*, pages 64–75, 2004.
- [10] H. T. Kung and John T. Robinson. On optimistic methods for concurrency control. *ACM Trans. Database Syst.*, 6:213–226, June 1981.
- [11] S.S Mukherjee, C. Weaver, J. Emer, S.K. Reinhardt, and T.Austin. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. *Proceedings of the 36th Annual International Symposium on Microarchitecture*, pages 29–40, Dec 2003.
- [12] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In *Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 45–57, New York, NY, USA, 2002. ACM.
- [13] G.S. Sohi, S.E. Breach, and T.N. Vijaykumar. Multiscalar processors. *Proceedings of the 22nd Annual International Symposium on Computer Architecture*, pages 414–425, Jun 1995.

- [14] V. Sridharan, H. Asadi, M.B. Tahoori, and David Kaeli. Reducing data cache susceptibility to soft errors. *IEEE Transactions on Dependable and Secure Computing*, 3(4):353–364, Dec 2006.
- [15] Srikanth T. Srinivasan, Ravi Rajwar, Haitham Akkary, Amit Gandhi, and Mike Upton. Continual flow pipelines. In *Proceedings of the 11th international conference on Architectural support for programming languages and operating systems*, ASPLOS-XI, pages 107–119, New York, NY, USA, 2004. ACM.
- [16] J. Gregory Steffan, Christopher B. Colohan, Antonia Zhai, and Todd C. Mowry. A scalable approach to thread-level speculation. In *Proceedings of the 27th annual international symposium on Computer architecture*, ISCA '00, pages 1–12, New York, NY, USA, 2000. ACM.
- [17] S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. Wavescalar. *Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on*, pages 291–302, Dec. 2003.
- [18] M.B. Taylor, J. Psota, A. Saraf, N. Shnidman, V. Strumpfen, M. Frank, S. Amarasinghe, A. Agarwal, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, and J. Kim. Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams. *Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on*, pages 2–13, June 2004.
- [19] Yefu Wang, Kai Ma, and Xiaorui Wang. Temperature-constrained power control for chip multiprocessors with online model estimation. In *Proceedings of the 36th annual international symposium on Computer architecture*, ISCA '09, pages 314–324, New York, NY, USA, 2009. ACM.
- [20] Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, and James C. Hoe. Smarts: accelerating microarchitecture simulation via rigorous statistical sampling. In *ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture*, pages 84–97, New York, NY, USA, 2003. ACM.