Logo: University of Southern California

1982 Tech Reports

Click on a technical report number to view in PDF.

DISC/82-5          On Area and Yield Considerations For Fault-Tolerant VLSI Processor Array
by Isreal Koren and Melvin A. Breuer

The Automatic Design of Testable Circuits
by M.A. Breuer


A Placement Algorithm For Array Processors
by Dah-juh Chyan and Melvin A. Breuer

DISC/82-8 The USC Roving Emulator
by Fred Cohen
DISC/82-9 Error Detection in Sequential Circuits Using Roving Emulations As a Detection Mechanism
by Asad A. Ismaeel
 DISC/82-10 The Effect of Register-Transfer Design Tradeoffs on Chip Area and Performance
by John J. Granacki and Alice Parker